RS IEEE 802.3bj

These designs have parallelized circuits and are capable of very high performance.

t=7

The decoder architecture is shown below.

t=15

The architecture of the encoder and decoder are the same as for t=7. 

Dual Mode

Design is similar to t=7 and t=15 with an input to select which t is being used.